Matrix Semiconductor is expected to announce on Tuesday that its approach – storing data in an array of circuits stacked in four levels – had yielded one-gigabit chips that are 10 percent smaller than its previous version and have twice the memory of the original 512-megabit chips.