Tachyon Semiconductor Inc. and Los Alamos National Laboratories are planning 3D integrated devices using a new wafer-stacking process that allows different circuitry elements to be stacked, bonded, and interconnected on several separate wafers.