Stanford Unversity engineers have produced the first full-wafer digital logic structures based on carbon nanotubes (CNTs).

Circuits based on CNTs could provide a ten-times improvement in energy efficiency over silicon, according to the engineers.

Background: dealing with chip energy efficiency with CNTs

Energy efficiency is the most significant challenge standing in the way of continued miniaturization of electronic systems, and miniaturization is the principal driver of the semiconductor industry. “As we approach the ultimate limits of Moore’s Law, however, silicon will have to be replaced in order to miniaturize further,” said Jeffrey Bokor, deputy director for science at the Molecular Foundry at the Lawrence Berkeley National Laboratory and Professor at UC-Berkeley.

To this end, carbon nanotubes , cylindrical nanostructures of carbon with exceptional electrical, thermal and mechanical properties, are a promising path to solving the challenge of energy efficiency.

When the first rudimentary nanotube transistors were demonstrated in 1998, researchers imagined a new age of highly efficient, advanced computing electronics.

That promise, however, is yet to be realized due to substantial material imperfections inherent to nanotubes that left engineers wondering whether CNTs would ever prove viable.

While there have been significant accomplishments in CNT circuits over the years, they have come mostly at the single-nanotube level. At least two major barriers remain before CNTs can be harnessed into technologies of practical impact:

• “Perfect” alignment of nanotubes has proved all but impossible to achieve, introducing detrimental stray conducting paths and faulty functionality into the circuits.
• The presence of metallic CNTs (as opposed to more desirable semiconducting CNTs) in the circuits leads to short circuits, excessive power leakage and susceptibility to noise. No CNT synthesis technique has yet produced exclusively semiconducting nanotubes.

“Carbon nanotube transistors are attractive for many reasons as a basis for dense, energy efficient integrated circuits in the future,” said Supratik Guha, Director of the Physical Sciences Department at the IBM Thomas J. Watson Research Center.

“But, being borne out of chemistry, they come with unique challenges as we try to adapt them into microelectronics for the first time. Chief among them is variability in their placement and their electrical properties. The Stanford work, which looks at designing circuits taking into consideration such variability, is therefore an extremely important step in the right direction.”

Robust nanotube circuits

Over the last few years, a team of Stanford engineering professors, doctoral students, undergraduates, and high-school interns, led by Professors Subhasish Mitra and H.-S. Philip Wong, took on the challenge and has produced a series of breakthroughs that represent the most advanced computing and storage elements yet created using CNTs, the team says.

Realizing that better processes alone will never overcome these imperfections, the Stanford engineers managed to circumvent the barriers using a unique imperfection-immune design paradigm to produce the first-ever full-wafer-scale digital logic structures that are unaffected by misaligned and mis-positioned CNTs. Additionally, they addressed the challenges of metallic CNTs with the invention of a technique to remove these undesirable elements from their circuits.

The engineers next demonstrated the possibilities of their techniques by creating the essential components of digital integrated systems: arithmetic circuits and sequential storage, as well as the first monolithic three-dimensional integrated circuits with extreme levels of integration.

These high-quality, robust nanotube circuits are immune to the stubborn and crippling material flaws that have stumped researchers for over a decade, a difficult hurdle that has prevented the wider adoption of nanotube circuits in industry. The advance represents a major milestone toward very-large scale integrated (VLSI) systems based on nanotubes.

The Stanford design approach also sacrifices virtually none of CNTs’ energy efficiency and is compatible with existing fabrication methods and infrastructure, pushing the technology a significant step toward commercialization, the engineers said.

Statements by semiconductor industry leaders

“The first CNTs wowed the research community with their exceptional electrical, thermal and mechanical properties over a decade ago, but this recent work at Stanford has provided the first glimpse of their viability to complement silicon CMOS transistors,” said Larry Pileggi, Tanoto Professor of Electrical and Computer Engineering at Carnegie Mellon University and director of the Focus Center Research Program Center for Circuit and System Solutions.

“This transformative research is made all the more promising by the fact that it can co-exist with today’s mainstream silicon technologies, and leverage today’s manufacturing and system design infrastructure, providing the critical feature of economic viability,” said Betsy Weitzman of the Focus Center Research Program at the Semiconductor Research Corporation

The Stanford team’s work was featured recently as an invited paper at the International Electron Devices Meeting (IEDM) as well as a “keynote paper” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

“Many researchers assumed that the way to live with imperfections in CNT manufacturing was through expensive fault-tolerance techniques. Through clever insights, Mitra and Wong have shown otherwise. Their inexpensive and practical methods can significantly improve CNT circuit robustness, and go a long way toward making CNT circuits viable,” said Sachin S. Sapatnekar, Editor-in-Chief, IEEE Transactions on CAD.

Ref.: Jie Zhang et al., Carbon Nanotube Robust Digital VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, DOI: 10.1109/TCAD.2012.2187527