Japanese researchers have come up with a new three-dimensional integration technology called Super-Smart-Stack that uses a self-assembly technique to maintain chip alignment accuracy to within 1 micron.

The technique promises to allow for stacking various chips types with different sizes and thicknesses and fabricated using different process technologies.